

CLAIMS

1. A system on an integrated circuit chip comprising:
 an MPEG video decoder for processing MPEG video data
 to generate video for displaying;
 means for displaying the video; and
 a system bridge controller for coupling a CPU to a
 plurality of peripheral devices.

2. The system of claim 1 wherein the system bridge
 controller is capable of performing format conversion between
 big-endian data and little-endian data, between the CPU and one
 or more of the plurality of peripheral devices.

3. The system of claim 2 further comprising other
 components for processing video and graphics on the integrated
 circuit chip, and wherein the system bridge controller is capable
 of performing format conversion between big-endian data and
 little-endian data, between the CPU and at least one of the MPEG
 video decoder, the means for displaying the video and the other
 components for processing video and graphics.

4. The system of claim 3 wherein the other components for
 processing video and graphics include registers for storing data.

5. The system of claim 1 wherein the plurality of
 peripheral devices include one or more PCI devices, and wherein
 the system bridge controller includes a PCI bridge for coupling
 the CPU to the one or more PCI devices.

6. The system of claim 5 wherein the PCI bridge is capable
 of performing a DMA function between the one or more PCI devices
 and an external memory.

7. The system of claim 5 wherein the PCI bridge is capable

SUB
AI

SUB
10
93

003130-85424960

0944-4566

9944-4-96

0944-4566

0944-4566

0944-4566

0944-4566

0944-4566

0944-4566

9944-4-9603130

9944-4-9603130

F

10

15

20

25

30

246

038459

26 wherein the step of coupling the CPU to one or more PCI devices comprises the step of performing format conversion between big-endian data used in the CPU and little-endian data used in the one or more PCI devices.

5

29. The method of coupling a CPU to other devices of claim 26 wherein the step of coupling the CPU to one or more PCI devices comprises the step of performing format conversion between little-endian data used in the CPU and big-endian data used in the one or more PCI devices.

10

30. The method of coupling a CPU to other devices of claim 22 wherein the step of coupling the CPU to a plurality of peripheral devices comprises the step of coupling the CPU to one or more I/O devices.

15

31. The method of coupling a CPU to other devices of claim 30 wherein the step of coupling the CPU to one or more I/O devices comprises the step of performing a DMA function between the CPU and the one or more I/O devices.

20

32. The method of coupling a CPU to other devices of claim 30 wherein the one or more I/O devices include one or more devices selected from a group consisting of ROM, RAM, flash memory and 68000-compatible peripheral devices.

25

33. The method of coupling a CPU to other devices of claim 30 wherein the step of coupling the CPU to one or more I/O devices comprises the step of performing format conversion between big-endian data used in the CPU and little-endian data used in the one or more I/O devices.

30

34. The method of coupling a CPU to other devices of claim 30 wherein the step of coupling the CPU to one or more I/O

003130-35424950

35. The method of coupling a CPU to other devices of claim 24 wherein the step of coupling the CPU to at least one of the one or more internal components comprises the step of performing burst accesses of the CPU in both read and write directions.

37. The method of coupling a CPU to other devices of claim 24 wherein the step of coupling the CPU to at least one of the one or more internal components comprises the step of performing format conversion between big-endian data used in the CPU and little-endian data used in at least one of the MPEG video decoder and the means for displaying the video.

38. The method of coupling a CPU to other devices of claim 24 wherein the step of coupling the CPU to at least one of the one or more internal components comprises the step of performing format conversion between little-endian data used in the CPU and big-endian data used in at least one of the MPEG video decoder and the means for displaying the video.

39. The method of coupling a CPU to other devices of claim
22 wherein the video includes at least one HDTV video.

40. The method of coupling a CPU to other devices of claim 22 wherein the video includes at least one SDTV video.

41. A system comprising:

an MPEG Transport processor for receiving a plurality of MPEG Transport streams, at least one of the MPEG Transport streams including MPEG video data;

an MPEG video decoder for processing the MPEG video data to generate video for displaying;

means for displaying the video; and

a system bridge controller for coupling a CPU to at least one of the MPEG Transport processor, the MPEG video decoder and the means for displaying the video, and to a plurality of peripheral devices,

wherein the system bridge controller performs format conversion between big-endian data and little-endian data, between the CPU and at least one of the MPEG Transport processor, the MPEG video decoder and the means for displaying the video, and between the CPU and one or more of the plurality of peripheral devices.

42. The system of claim 41 wherein the MPEG Transport processor, the MPEG video decoder, the means for displaying the video and the system bridge controller are integrated on an integrated circuit chip.

43. The system of claim 41 wherein the MPEG video data include HDTV video data.

44. The system of claim 41 wherein the MPEG video data include SDTV video data.

30